{"id":13321,"date":"2019-07-17T08:00:04","date_gmt":"2019-07-17T07:00:04","guid":{"rendered":"https:\/\/www.engineernewsnetwork.com\/blog\/?p=13321"},"modified":"2019-07-16T09:59:08","modified_gmt":"2019-07-16T08:59:08","slug":"enabling-edge-intelligence-with-high-speed-imaging","status":"publish","type":"post","link":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/","title":{"rendered":"Enabling edge intelligence with high-speed imaging"},"content":{"rendered":"\n<p>Microchip, via its Microsemi subsidiary, announces its <strong><a href=\"https:\/\/www.microsemi.com\/product-directory\/technology\/3861-imaging\" target=\"_blank\" rel=\"noreferrer noopener\" aria-label=\"Smart Embedded Vision initiative (opens in a new tab)\">Smart Embedded Vision initiative<\/a><\/strong> that provides solutions for designing intelligent machine vision systems with Microchip\u2019s low-power PolarFire Field Programmable Gate Arrays (FPGAs).\u00a0<\/p>\n\n\n\n<p>With the announcement, Microchip extends its high-resolution smart embedded vision FPGA offerings with new enhanced high-speed imaging interfaces, an intellectual property (IP) bundle for image processing and an expanded partner ecosystem.<\/p>\n\n\n\n<p>As compute-intensive, vision-based systems are increasingly integrated at the network edge, FPGAs are quickly becoming a preferred flexible platform for next-generation designs. <\/p>\n\n\n\n<p>In addition to requiring high bandwidth processing capabilities, these intelligent systems are deployed in small form factors with tight thermal and power constraints.<\/p>\n\n\n\n<p>The Smart Embedded Vision initiative provides a suite of FPGA offerings that includes IP, hardware and tools for low-power, small form factor machine vision designs across the industrial, medical, broadcast, automotive, aerospace and defence markets.<\/p>\n\n\n\n<p>With the launch of the initiative, Microchip has added the following to further address design requirements for intelligent vision systems:<\/p>\n\n\n\n<p><strong>Serial Digital Interface (SDI) IP<\/strong> &#8211; Used to transport uncompressed video data streams over coaxial cabling, this interface comes in multiple speeds: HD-SDI (1.485 Gbps, 720p, 1080i), 3G-SDI (2.970 Gbps, 1080p60), 6G-SDI (5.94 Gbps, 2Kp30) and 12G-SDI (11.88 Gbps, 2Kp60).<\/p>\n\n\n\n<p><strong>1.5 Gbps per lane MIPI-CSI-2<\/strong> <strong>IP <\/strong>\u2013 Typically used in industrial cameras, MIPI-CSI-2 is a sensor interface that links image sensors to FPGAs. The PolarFire family supports receive speeds up to 1.5 Gbps per lane and transmit speeds up to 1 Gbps per lane.<\/p>\n\n\n\n<p><strong>2.3 Gbps per lane SLVS-EC Rx<\/strong> \u2013 SLVS-EC Rx is an image sensor interface IP supporting high-resolution cameras. Customers can implement a two-lane or eight-lane SLVS-EC Rx FPGA core.<\/p>\n\n\n\n<p><strong>Multi-rate Gigabit MAC<\/strong> &#8211; The PolarFire family can support 1, 2.5, 5 and 10 Gbps speeds over an Ethernet PHY, enabling the initiative to meet the need for Universal Serial 10 GE Media Independent Interface (USXGMII) MAC IP with auto-negotiation<\/p>\n\n\n\n<p><strong>6.25 Gbps CoaXPress v1.1 Host and Device IP<\/strong> \u2013 CoaXPress is a standard used in high- performance machine vision, medical and in industrial inspection. Aligned with the industry\u2019s roadmap for the standard, Microchip will support CoaXPress v2.0, which doubles the bandwidth to 12.5 Gbps<\/p>\n\n\n\n<p><strong>HDMI 2.0b<\/strong> &#8211; The HDMI IP core today supports resolutions up to 4K at 60 fps transmit and 1080p at 60 fps receive.<\/p>\n\n\n\n<p><strong>PolarFire FPGA Imaging IP bundle<\/strong> &#8211; Features the MIPI-CSI-2 and includes image processing IPs for edge detection, alpha blending and image enhancement for colour, brightness and contrast adjustments.<\/p>\n\n\n\n<p><strong>Expanded Partner Ecosystem<\/strong> \u2013 The Smart Embedded Vision initiative introduces Kaya Instruments, which provides PolarFire FPGA IP Cores for CoaXPress v2.0 and 10 GigE vision, to Microchip\u2019s partner ecosystem. The ecosystem also includes Alma Technology, Bitec and artificial intelligence partner ASIC Design Services, which provides a Core Deep Learning (CDL) framework that enables a power-efficient Convolutional Neural Network (CNN)-based imaging and video platform for embedded and edge computing applications.&nbsp;<\/p>\n\n\n\n<p>PolarFire FPGAs offer 30 to 50 percent lower total power over competing Static Random-Access Memory (SRAM)-based mid-range FPGAs.&nbsp;<\/p>\n\n\n\n<p>With family members ranging from 100K to 500K Logic Elements (LEs), they provide five to 10 times lower static power, making them ideal for a new range of compute-intensive edge devices, including those deployed in thermally- and power-constrained environments. <\/p>\n\n\n\n<p>In addition to new high-speed imaging IP cores and the PolarFire Imaging IP bundle, a new MIPI-CSI2-based machine learning camera reference design is available for smart embedded system implementations.&nbsp;<\/p>\n\n\n\n<p>Based on the PolarFire FPGA imaging and video kit that uses inference algorithms from Microchip partner ASIC Design Services, the reference design is free for customers to evaluate.&nbsp;<\/p>\n\n\n\n<p>All Smart Embedded Vision solutions are supported by the Libero SoC Design Suite, Microchip\u2019s comprehensive development tool.&nbsp;<\/p>\n","protected":false},"excerpt":{"rendered":"<p>Microchip, via its Microsemi subsidiary, announces its Smart Embedded Vision initiative that provides solutions for designing intelligent machine vision systems with Microchip\u2019s low-power PolarFire Field Programmable Gate Arrays (FPGAs).\u00a0 With the announcement, Microchip extends its high-resolution smart embedded vision FPGA offerings with new enhanced high-speed imaging interfaces, an intellectual property (IP) bundle for image processing &hellip;<\/p>\n","protected":false},"author":1,"featured_media":13322,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[105,104],"tags":[169,2567,6762],"class_list":["post-13321","post","type-post","status-publish","format-standard","has-post-thumbnail","","category-design","category-electronics","tag-microchip","tag-polarfire","tag-smart-embedded-vision"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.4 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>Enabling edge intelligence with high-speed imaging - Engineer News Network<\/title>\n<meta name=\"description\" content=\"Microchip via its Microsemi subsidiary, announces its Smart Embedded Vision initiative that provides solutions for designing intelligent machine vision systems with Microchip\u2019s low-power PolarFire Field Programmable Gate Arrays\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/\" \/>\n<meta property=\"og:locale\" content=\"en_GB\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Enabling edge intelligence with high-speed imaging - Engineer News Network\" \/>\n<meta property=\"og:description\" content=\"Microchip via its Microsemi subsidiary, announces its Smart Embedded Vision initiative that provides solutions for designing intelligent machine vision systems with Microchip\u2019s low-power PolarFire Field Programmable Gate Arrays\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/\" \/>\n<meta property=\"og:site_name\" content=\"Engineer News Network\" \/>\n<meta property=\"article:published_time\" content=\"2019-07-17T07:00:04+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2019\/07\/MC1471-Image-Smart-Embedded-Vision-hi.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"2100\" \/>\n\t<meta property=\"og:image:height\" content=\"1500\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"admin\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"admin\" \/>\n\t<meta name=\"twitter:label2\" content=\"Estimated reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"3 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/\"},\"author\":{\"name\":\"admin\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#\\\/schema\\\/person\\\/4477342aea8e299c6a21761e513ea8e1\"},\"headline\":\"Enabling edge intelligence with high-speed imaging\",\"datePublished\":\"2019-07-17T07:00:04+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/\"},\"wordCount\":601,\"image\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2019\\\/07\\\/MC1471-Image-Smart-Embedded-Vision-hi.jpg\",\"keywords\":[\"Microchip\",\"PolarFire\",\"Smart Embedded Vision\"],\"articleSection\":[\"Design\",\"Electronics\"],\"inLanguage\":\"en-GB\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/\",\"name\":\"Enabling edge intelligence with high-speed imaging - Engineer News Network\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2019\\\/07\\\/MC1471-Image-Smart-Embedded-Vision-hi.jpg\",\"datePublished\":\"2019-07-17T07:00:04+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#\\\/schema\\\/person\\\/4477342aea8e299c6a21761e513ea8e1\"},\"description\":\"Microchip via its Microsemi subsidiary, announces its Smart Embedded Vision initiative that provides solutions for designing intelligent machine vision systems with Microchip\u2019s low-power PolarFire Field Programmable Gate Arrays\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/#breadcrumb\"},\"inLanguage\":\"en-GB\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-GB\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/#primaryimage\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2019\\\/07\\\/MC1471-Image-Smart-Embedded-Vision-hi.jpg\",\"contentUrl\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2019\\\/07\\\/MC1471-Image-Smart-Embedded-Vision-hi.jpg\",\"width\":2100,\"height\":1500,\"caption\":\"Expanding low-power FPGA video and image processing solutions accelerate smart embedded vision designsIncludes interfaces, hardware, imaging IP and expanded partner ecosystem\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/enabling-edge-intelligence-with-high-speed-imaging\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Enabling edge intelligence with high-speed imaging\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#website\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/\",\"name\":\"Engineer News Network\",\"description\":\"The ultimate online news and information resource for today's engineer\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-GB\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#\\\/schema\\\/person\\\/4477342aea8e299c6a21761e513ea8e1\",\"name\":\"admin\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/author\\\/admin\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Enabling edge intelligence with high-speed imaging - Engineer News Network","description":"Microchip via its Microsemi subsidiary, announces its Smart Embedded Vision initiative that provides solutions for designing intelligent machine vision systems with Microchip\u2019s low-power PolarFire Field Programmable Gate Arrays","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/","og_locale":"en_GB","og_type":"article","og_title":"Enabling edge intelligence with high-speed imaging - Engineer News Network","og_description":"Microchip via its Microsemi subsidiary, announces its Smart Embedded Vision initiative that provides solutions for designing intelligent machine vision systems with Microchip\u2019s low-power PolarFire Field Programmable Gate Arrays","og_url":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/","og_site_name":"Engineer News Network","article_published_time":"2019-07-17T07:00:04+00:00","og_image":[{"width":2100,"height":1500,"url":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2019\/07\/MC1471-Image-Smart-Embedded-Vision-hi.jpg","type":"image\/jpeg"}],"author":"admin","twitter_card":"summary_large_image","twitter_misc":{"Written by":"admin","Estimated reading time":"3 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/#article","isPartOf":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/"},"author":{"name":"admin","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#\/schema\/person\/4477342aea8e299c6a21761e513ea8e1"},"headline":"Enabling edge intelligence with high-speed imaging","datePublished":"2019-07-17T07:00:04+00:00","mainEntityOfPage":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/"},"wordCount":601,"image":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/#primaryimage"},"thumbnailUrl":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2019\/07\/MC1471-Image-Smart-Embedded-Vision-hi.jpg","keywords":["Microchip","PolarFire","Smart Embedded Vision"],"articleSection":["Design","Electronics"],"inLanguage":"en-GB"},{"@type":"WebPage","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/","url":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/","name":"Enabling edge intelligence with high-speed imaging - Engineer News Network","isPartOf":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/#primaryimage"},"image":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/#primaryimage"},"thumbnailUrl":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2019\/07\/MC1471-Image-Smart-Embedded-Vision-hi.jpg","datePublished":"2019-07-17T07:00:04+00:00","author":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#\/schema\/person\/4477342aea8e299c6a21761e513ea8e1"},"description":"Microchip via its Microsemi subsidiary, announces its Smart Embedded Vision initiative that provides solutions for designing intelligent machine vision systems with Microchip\u2019s low-power PolarFire Field Programmable Gate Arrays","breadcrumb":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/#breadcrumb"},"inLanguage":"en-GB","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/"]}]},{"@type":"ImageObject","inLanguage":"en-GB","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/#primaryimage","url":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2019\/07\/MC1471-Image-Smart-Embedded-Vision-hi.jpg","contentUrl":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2019\/07\/MC1471-Image-Smart-Embedded-Vision-hi.jpg","width":2100,"height":1500,"caption":"Expanding low-power FPGA video and image processing solutions accelerate smart embedded vision designsIncludes interfaces, hardware, imaging IP and expanded partner ecosystem"},{"@type":"BreadcrumbList","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/enabling-edge-intelligence-with-high-speed-imaging\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.engineernewsnetwork.com\/blog\/"},{"@type":"ListItem","position":2,"name":"Enabling edge intelligence with high-speed imaging"}]},{"@type":"WebSite","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#website","url":"https:\/\/www.engineernewsnetwork.com\/blog\/","name":"Engineer News Network","description":"The ultimate online news and information resource for today's engineer","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.engineernewsnetwork.com\/blog\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-GB"},{"@type":"Person","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#\/schema\/person\/4477342aea8e299c6a21761e513ea8e1","name":"admin","url":"https:\/\/www.engineernewsnetwork.com\/blog\/author\/admin\/"}]}},"_links":{"self":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts\/13321","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/comments?post=13321"}],"version-history":[{"count":1,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts\/13321\/revisions"}],"predecessor-version":[{"id":13323,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts\/13321\/revisions\/13323"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/media\/13322"}],"wp:attachment":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/media?parent=13321"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/categories?post=13321"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/tags?post=13321"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}