{"id":16222,"date":"2020-04-15T11:00:00","date_gmt":"2020-04-15T10:00:00","guid":{"rendered":"https:\/\/www.engineernewsnetwork.com\/blog\/?p=16222"},"modified":"2020-04-14T11:09:13","modified_gmt":"2020-04-14T10:09:13","slug":"simplifying-fpga-development-for-ai-and-image-processing","status":"publish","type":"post","link":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/","title":{"rendered":"Simplifying FPGA development for AI and image processing"},"content":{"rendered":"\n<p><strong><a href=\"https:\/\/eu.mouser.com\/new\/microchip\/microchip-m2s-hello-fpga-kit\/.\" target=\"_blank\" rel=\"noreferrer noopener\">Mouser Electronics<\/a><\/strong> is now stocking the Hello FPGA Kit from Microchip.\u00a0<\/p>\n\n\n\n<p>The kit is an entry-level platform developed for end users with low to medium experience with field-programmable gate arrays (FPGAs).&nbsp;<\/p>\n\n\n\n<p>The Hello FPGA Kit supports artificial intelligence (AI) and digital signal processing prototypes and includes a power monitor GUI that allows developers to measure FPGA core power consumption while running designs.&nbsp;<\/p>\n\n\n\n<p>The kit is suitable for the development of a broad range of solutions, including communications, industrial, aviation, medical, and defence applications.&nbsp;<\/p>\n\n\n\n<p>The Microchip Hello FPGA Kit, available from Mouser Electronics, includes the FPGA mainboard, a camera sensor board, LCD board, and required USB cable. The FPGA mainboard is based on the SmartFusion2 system-on-chip (SoC) FPGA.&nbsp;<\/p>\n\n\n\n<p>The low-power SmartFusion2 device combines FPGA fabric with a 166-MHz Arm Cortex-M3 microcontroller subsystem that includes 256 Kbytes of embedded flash, extensive peripherals, instruction cache, and Embedded Trace Macrocell.&nbsp;<\/p>\n\n\n\n<p>The FPGA mainboard also includes a Microchip PIC32MX7 microcontroller &#8211; which controls the SmartFusion2 SoC, monitors power, and more &#8211; as well as Arduino and Mikroe mikroBUS connectors to offer flexibility for prototyping and expansion.&nbsp;<\/p>\n\n\n\n<p>The kit can work as a standalone unit as well as an extension to existing Microchip kits over the PICkit Header.<\/p>\n","protected":false},"excerpt":{"rendered":"<p>Mouser Electronics is now stocking the Hello FPGA Kit from Microchip.\u00a0 The kit is an entry-level platform developed for end users with low to medium experience with field-programmable gate arrays (FPGAs).&nbsp; The Hello FPGA Kit supports artificial intelligence (AI) and digital signal processing prototypes and includes a power monitor GUI that allows developers to measure &hellip;<\/p>\n","protected":false},"author":1,"featured_media":16223,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[104],"tags":[8070,353,3673,8069,8068],"class_list":["post-16222","post","type-post","status-publish","format-standard","has-post-thumbnail","","category-electronics","tag-fpga-development","tag-ai","tag-image-processing","tag-microchip-hello-fpga-kit","tag-mouser"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.4 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>Simplifying FPGA development for AI and image processing - Engineer News Network<\/title>\n<meta name=\"description\" content=\"Mouser Electronics is now stocking the Hello FPGA Kit from Microchip\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/\" \/>\n<meta property=\"og:locale\" content=\"en_GB\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Simplifying FPGA development for AI and image processing - Engineer News Network\" \/>\n<meta property=\"og:description\" content=\"Mouser Electronics is now stocking the Hello FPGA Kit from Microchip\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/\" \/>\n<meta property=\"og:site_name\" content=\"Engineer News Network\" \/>\n<meta property=\"article:published_time\" content=\"2020-04-15T10:00:00+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2020\/04\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"991\" \/>\n\t<meta property=\"og:image:height\" content=\"499\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"admin\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"admin\" \/>\n\t<meta name=\"twitter:label2\" content=\"Estimated reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"1 minute\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/\"},\"author\":{\"name\":\"admin\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#\\\/schema\\\/person\\\/4477342aea8e299c6a21761e513ea8e1\"},\"headline\":\"Simplifying FPGA development for AI and image processing\",\"datePublished\":\"2020-04-15T10:00:00+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/\"},\"wordCount\":216,\"image\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/04\\\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg\",\"keywords\":[\"= FPGA Development\",\"AI\",\"image processing\",\"Microchip Hello FPGA Kit\",\"Mouser\"],\"articleSection\":[\"Electronics\"],\"inLanguage\":\"en-GB\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/\",\"name\":\"Simplifying FPGA development for AI and image processing - Engineer News Network\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/04\\\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg\",\"datePublished\":\"2020-04-15T10:00:00+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#\\\/schema\\\/person\\\/4477342aea8e299c6a21761e513ea8e1\"},\"description\":\"Mouser Electronics is now stocking the Hello FPGA Kit from Microchip\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/#breadcrumb\"},\"inLanguage\":\"en-GB\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-GB\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/#primaryimage\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/04\\\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg\",\"contentUrl\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/04\\\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg\",\"width\":991,\"height\":499,\"caption\":\"The Microchip Hello FPGA Kit is available from Mouser Electronics\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/simplifying-fpga-development-for-ai-and-image-processing\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Simplifying FPGA development for AI and image processing\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#website\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/\",\"name\":\"Engineer News Network\",\"description\":\"The ultimate online news and information resource for today's engineer\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-GB\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#\\\/schema\\\/person\\\/4477342aea8e299c6a21761e513ea8e1\",\"name\":\"admin\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/author\\\/admin\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Simplifying FPGA development for AI and image processing - Engineer News Network","description":"Mouser Electronics is now stocking the Hello FPGA Kit from Microchip","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/","og_locale":"en_GB","og_type":"article","og_title":"Simplifying FPGA development for AI and image processing - Engineer News Network","og_description":"Mouser Electronics is now stocking the Hello FPGA Kit from Microchip","og_url":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/","og_site_name":"Engineer News Network","article_published_time":"2020-04-15T10:00:00+00:00","og_image":[{"width":991,"height":499,"url":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2020\/04\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg","type":"image\/jpeg"}],"author":"admin","twitter_card":"summary_large_image","twitter_misc":{"Written by":"admin","Estimated reading time":"1 minute"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/#article","isPartOf":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/"},"author":{"name":"admin","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#\/schema\/person\/4477342aea8e299c6a21761e513ea8e1"},"headline":"Simplifying FPGA development for AI and image processing","datePublished":"2020-04-15T10:00:00+00:00","mainEntityOfPage":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/"},"wordCount":216,"image":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/#primaryimage"},"thumbnailUrl":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2020\/04\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg","keywords":["= FPGA Development","AI","image processing","Microchip Hello FPGA Kit","Mouser"],"articleSection":["Electronics"],"inLanguage":"en-GB"},{"@type":"WebPage","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/","url":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/","name":"Simplifying FPGA development for AI and image processing - Engineer News Network","isPartOf":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/#primaryimage"},"image":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/#primaryimage"},"thumbnailUrl":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2020\/04\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg","datePublished":"2020-04-15T10:00:00+00:00","author":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#\/schema\/person\/4477342aea8e299c6a21761e513ea8e1"},"description":"Mouser Electronics is now stocking the Hello FPGA Kit from Microchip","breadcrumb":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/#breadcrumb"},"inLanguage":"en-GB","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/"]}]},{"@type":"ImageObject","inLanguage":"en-GB","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/#primaryimage","url":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2020\/04\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg","contentUrl":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2020\/04\/MR024_FIG_Microchip_Technology_Hello_FPGA_kit.jpg","width":991,"height":499,"caption":"The Microchip Hello FPGA Kit is available from Mouser Electronics"},{"@type":"BreadcrumbList","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/simplifying-fpga-development-for-ai-and-image-processing\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.engineernewsnetwork.com\/blog\/"},{"@type":"ListItem","position":2,"name":"Simplifying FPGA development for AI and image processing"}]},{"@type":"WebSite","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#website","url":"https:\/\/www.engineernewsnetwork.com\/blog\/","name":"Engineer News Network","description":"The ultimate online news and information resource for today's engineer","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.engineernewsnetwork.com\/blog\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-GB"},{"@type":"Person","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#\/schema\/person\/4477342aea8e299c6a21761e513ea8e1","name":"admin","url":"https:\/\/www.engineernewsnetwork.com\/blog\/author\/admin\/"}]}},"_links":{"self":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts\/16222","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/comments?post=16222"}],"version-history":[{"count":1,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts\/16222\/revisions"}],"predecessor-version":[{"id":16224,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts\/16222\/revisions\/16224"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/media\/16223"}],"wp:attachment":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/media?parent=16222"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/categories?post=16222"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/tags?post=16222"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}