{"id":22602,"date":"2022-08-02T10:22:10","date_gmt":"2022-08-02T09:22:10","guid":{"rendered":"https:\/\/www.engineernewsnetwork.com\/blog\/?p=22602"},"modified":"2022-08-02T10:23:45","modified_gmt":"2022-08-02T09:23:45","slug":"smart-memory-controllers-for-data-centre-computing","status":"publish","type":"post","link":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/","title":{"rendered":"Smart memory controllers for data centre computing\u00a0"},"content":{"rendered":"\n

The continuous computational demands of artificial intelligence (AI) and machine learning (ML) workloads, cloud computing and data analytics deployed on traditional parallel attached memory have reached an efficiency plateau due to the limitations of increased memory channels on a processor. Microchip Technology Inc announces the expansion of its serial-attached memory controller portfolio with the new SMC <\/a>2000 series of Compute Express Link (CXL) based Smart Memory Controllers<\/a><\/strong> that enable CPUs, GPUs and SoCs to utilise CXL interfaces to connect either DDR4 or DDR5 memories of Compute Express Linory. This solution delivers more memory bandwidth per core, and more memory capacity per core, and lowers the overall total cost of ownership in the data centre by allowing modern CPUs to optimise application workloads.\u00a0<\/p>\n\n\n\n


The low-latency SMC 2000 16x32G\u202fand SMC 2000 8x32G memory controllers are designed to CXL 1.1 and CXL 2.0 specifications, DDR4 and DDR5 JEDEC standards and support PCIe5.0 specification speeds. The SMC 2000 16x32G is the industry\u2019s highest-capacity controller with 16 lanes operating at 32 GT\/s and supports two channels of DDR4-3200 or DDR5-4800, resulting in a significant reduction in the required number of host CPU or SoC pins per memory channel.  <\/p>\n\n\n\n

Typical CXL attached memory modules include 512 GB of memory or more, providing an effective mechanism to increase the memory bandwidth available to processing cores. This new paradigm shift provides data centre operators the ability to deploy a broader range of ratios for memory to CPU cores depending on their actual application needs, resulting in improved memory utilisation and lower Total Cost of Ownership (TCO).
<\/p>\n\n\n\n

\u201cMicrochip is excited to introduce our first CXL-based serial memory controller device to the market,\u201d said Pete Hazen, corporate vice president of Microchip\u2019s Data Center Solutions business unit. \u201cWe identified CXL as a disruptive technology early on and were integral to the standard\u2019s definition. Microchip\u2019s continued presence in the memory infrastructure market underscores our commitment to improving performance and efficiency for a broad range of SoC applications to support the increasing memory requirements of high-performance data center applications.\u201d <\/p>\n\n\n\n

\u201cThe CXL Consortium was founded with a vision to deliver to the industry an open standard that would accelerate next-generation data center performance,\u201d said Siamak Tavallaei, president, CXL Consortium. \u201cWe\u2019re pleased to see Microchip, a valuable contributor to the CXL Consortium, deliver a CXL solution enabling a new ecosystem for high-performance, heterogeneous computing.\u201d  <\/p>\n\n\n\n

Microchip\u2019s SMC 2000 CXL-based memory controllers employ an innovative design that delivers Reliability, Availability and Serviceability (RAS) features to transform solutions to the next level of efficiency and performance. Through CXL connectivity, the SMC 2000 external memory controller enables a CPU or SoC to utilise a broad set of media types with different cost, power and performance metrics without having to integrate a unique memory controller for each different type. For example, using an SMC 2000 controller with DDR-4 memory, advanced CPUs that only directly support DDR5 can now also re-use DDR-4 memory expansion. The dual signature authentication and Trusted Platform support, secure debug, and secure firmware update ensure the SMC 2000 CXL-based controller family also meets all critical storage and enterprise application security needs.  <\/p>\n\n\n\n

Data centre application workloads require future memory products that can deliver the same high-performance bandwidth, low latency and reliability of today\u2019s parallel-DDR based memory products. The CXL platform is one of the biggest industry disruptions in recent years, bringing to market a new standard serial interface for CPUs to expand memory beyond the parallel DDR interface to provide the next level of efficiency and performance to the data centre.<\/p>\n\n\n\n

Development Tools<\/strong><\/p>\n\n\n\n

To support our customers in building leading-edge systems that are compliant with the CXL standard, the SMC 2000 comes with design-in collateral and our ChipLink diagnostic tool that provides extensive debug, diagnostics, configuration and analysis tools with an intuitive GUI.<\/p>\n","protected":false},"excerpt":{"rendered":"

The continuous computational demands of artificial intelligence (AI) and machine learning (ML) workloads, cloud computing and data analytics deployed on traditional parallel attached memory have reached an efficiency plateau due to the limitations of increased memory channels on a processor. Microchip Technology Inc announces the expansion of its serial-attached memory controller portfolio with the new …<\/p>\n","protected":false},"author":1,"featured_media":22603,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[104],"tags":[353,1894,10628,10627,169,10626],"class_list":["post-22602","post","type-post","status-publish","format-standard","has-post-thumbnail","","category-electronics","tag-ai","tag-artificial-intelligence","tag-cxl-smart-memory-controllers","tag-for-data-centre-computing","tag-microchip","tag-smc-2000"],"yoast_head":"\nSmart memory controllers for data centre computing\u00a0 - Engineer News Network<\/title>\n<meta name=\"description\" content=\"The SMC 2000 family delivers DDR memory bandwidth and capacity expansion, reliability, media flexibility for next-generation CPUs and SoCs to accelerate artificial intelligence (AI) and machine learning performance\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/\" \/>\n<meta property=\"og:locale\" content=\"en_GB\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Smart memory controllers for data centre computing\u00a0 - Engineer News Network\" \/>\n<meta property=\"og:description\" content=\"The SMC 2000 family delivers DDR memory bandwidth and capacity expansion, reliability, media flexibility for next-generation CPUs and SoCs to accelerate artificial intelligence (AI) and machine learning performance\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/\" \/>\n<meta property=\"og:site_name\" content=\"Engineer News Network\" \/>\n<meta property=\"article:published_time\" content=\"2022-08-02T09:22:10+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2022-08-02T09:23:45+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2022\/08\/MC1596-Press-Image-scaled.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"2560\" \/>\n\t<meta property=\"og:image:height\" content=\"1422\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"admin\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"admin\" \/>\n\t<meta name=\"twitter:label2\" content=\"Estimated reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"3 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/\"},\"author\":{\"name\":\"admin\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#\\\/schema\\\/person\\\/4477342aea8e299c6a21761e513ea8e1\"},\"headline\":\"Smart memory controllers for data centre computing\u00a0\",\"datePublished\":\"2022-08-02T09:22:10+00:00\",\"dateModified\":\"2022-08-02T09:23:45+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/\"},\"wordCount\":636,\"image\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2022\\\/08\\\/MC1596-Press-Image-scaled.jpg\",\"keywords\":[\"AI\",\"artificial intelligence\",\"CXL Smart Memory Controllers\",\"for Data Centre Computing\",\"Microchip\",\"SMC 2000\"],\"articleSection\":[\"Electronics\"],\"inLanguage\":\"en-GB\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/\",\"name\":\"Smart memory controllers for data centre computing\u00a0 - Engineer News Network\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2022\\\/08\\\/MC1596-Press-Image-scaled.jpg\",\"datePublished\":\"2022-08-02T09:22:10+00:00\",\"dateModified\":\"2022-08-02T09:23:45+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#\\\/schema\\\/person\\\/4477342aea8e299c6a21761e513ea8e1\"},\"description\":\"The SMC 2000 family delivers DDR memory bandwidth and capacity expansion, reliability, media flexibility for next-generation CPUs and SoCs to accelerate artificial intelligence (AI) and machine learning performance\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/#breadcrumb\"},\"inLanguage\":\"en-GB\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-GB\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/#primaryimage\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2022\\\/08\\\/MC1596-Press-Image-scaled.jpg\",\"contentUrl\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/wp-content\\\/uploads\\\/2022\\\/08\\\/MC1596-Press-Image-scaled.jpg\",\"width\":2560,\"height\":1422,\"caption\":\"The SMC 2000 family delivers DDR memory bandwidth and capacity expansion, reliability, media flexibility for next-generation CPUs and SoCs to accelerate artificial intelligence (AI) and machine learning performance\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/smart-memory-controllers-for-data-centre-computing\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Smart memory controllers for data centre computing\u00a0\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#website\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/\",\"name\":\"Engineer News Network\",\"description\":\"The ultimate online news and information resource for today's engineer\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-GB\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/#\\\/schema\\\/person\\\/4477342aea8e299c6a21761e513ea8e1\",\"name\":\"admin\",\"url\":\"https:\\\/\\\/www.engineernewsnetwork.com\\\/blog\\\/author\\\/admin\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Smart memory controllers for data centre computing\u00a0 - Engineer News Network","description":"The SMC 2000 family delivers DDR memory bandwidth and capacity expansion, reliability, media flexibility for next-generation CPUs and SoCs to accelerate artificial intelligence (AI) and machine learning performance","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/","og_locale":"en_GB","og_type":"article","og_title":"Smart memory controllers for data centre computing\u00a0 - Engineer News Network","og_description":"The SMC 2000 family delivers DDR memory bandwidth and capacity expansion, reliability, media flexibility for next-generation CPUs and SoCs to accelerate artificial intelligence (AI) and machine learning performance","og_url":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/","og_site_name":"Engineer News Network","article_published_time":"2022-08-02T09:22:10+00:00","article_modified_time":"2022-08-02T09:23:45+00:00","og_image":[{"width":2560,"height":1422,"url":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2022\/08\/MC1596-Press-Image-scaled.jpg","type":"image\/jpeg"}],"author":"admin","twitter_card":"summary_large_image","twitter_misc":{"Written by":"admin","Estimated reading time":"3 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/#article","isPartOf":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/"},"author":{"name":"admin","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#\/schema\/person\/4477342aea8e299c6a21761e513ea8e1"},"headline":"Smart memory controllers for data centre computing\u00a0","datePublished":"2022-08-02T09:22:10+00:00","dateModified":"2022-08-02T09:23:45+00:00","mainEntityOfPage":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/"},"wordCount":636,"image":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/#primaryimage"},"thumbnailUrl":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2022\/08\/MC1596-Press-Image-scaled.jpg","keywords":["AI","artificial intelligence","CXL Smart Memory Controllers","for Data Centre Computing","Microchip","SMC 2000"],"articleSection":["Electronics"],"inLanguage":"en-GB"},{"@type":"WebPage","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/","url":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/","name":"Smart memory controllers for data centre computing\u00a0 - Engineer News Network","isPartOf":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/#primaryimage"},"image":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/#primaryimage"},"thumbnailUrl":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2022\/08\/MC1596-Press-Image-scaled.jpg","datePublished":"2022-08-02T09:22:10+00:00","dateModified":"2022-08-02T09:23:45+00:00","author":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#\/schema\/person\/4477342aea8e299c6a21761e513ea8e1"},"description":"The SMC 2000 family delivers DDR memory bandwidth and capacity expansion, reliability, media flexibility for next-generation CPUs and SoCs to accelerate artificial intelligence (AI) and machine learning performance","breadcrumb":{"@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/#breadcrumb"},"inLanguage":"en-GB","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/"]}]},{"@type":"ImageObject","inLanguage":"en-GB","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/#primaryimage","url":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2022\/08\/MC1596-Press-Image-scaled.jpg","contentUrl":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-content\/uploads\/2022\/08\/MC1596-Press-Image-scaled.jpg","width":2560,"height":1422,"caption":"The SMC 2000 family delivers DDR memory bandwidth and capacity expansion, reliability, media flexibility for next-generation CPUs and SoCs to accelerate artificial intelligence (AI) and machine learning performance"},{"@type":"BreadcrumbList","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/smart-memory-controllers-for-data-centre-computing\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.engineernewsnetwork.com\/blog\/"},{"@type":"ListItem","position":2,"name":"Smart memory controllers for data centre computing\u00a0"}]},{"@type":"WebSite","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#website","url":"https:\/\/www.engineernewsnetwork.com\/blog\/","name":"Engineer News Network","description":"The ultimate online news and information resource for today's engineer","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.engineernewsnetwork.com\/blog\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-GB"},{"@type":"Person","@id":"https:\/\/www.engineernewsnetwork.com\/blog\/#\/schema\/person\/4477342aea8e299c6a21761e513ea8e1","name":"admin","url":"https:\/\/www.engineernewsnetwork.com\/blog\/author\/admin\/"}]}},"_links":{"self":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts\/22602","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/comments?post=22602"}],"version-history":[{"count":2,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts\/22602\/revisions"}],"predecessor-version":[{"id":22605,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/posts\/22602\/revisions\/22605"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/media\/22603"}],"wp:attachment":[{"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/media?parent=22602"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/categories?post=22602"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.engineernewsnetwork.com\/blog\/wp-json\/wp\/v2\/tags?post=22602"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}