Home / Electronics / Ultra-low jitter clock generator
PCIe 7.0 clock generator delivers sub-30fs jitter for next-gen AI infrastructure

Ultra-low jitter clock generator

Diodes Incorporated introduces the PI6CG33A06, a six-output, ultra-low jitter clock generator designed to meet the demands of PCI Express (PCIe) 7.0 specification while maintaining compliance with all previous generations of the PCIe specification. Announced at PCI-SIG Developers Conference, the device is targeted for servers, networking equipment, high-performance computing (HPC) systems, and data center platforms that underpin next-generation AI infrastructure.

The PI6CG33A06 generates precise 25MHz and 100MHz reference clocks and achieves an RMS jitter of less than 30 femtoseconds (fs). This is well below the PCIe 7.0 specification maximum requirement of 67fs and represents a significant improvement over the 80fs level defined by the CK440Q specification from Intel. This ultra-low jitter provides greater design margins, helping engineers manage signal integrity challenges across complex PCB traces and connectors.

The device provides a stable reference clock for 128.0 GT/s PCIe links, meeting the bandwidth demands of 800G and 1.6T networking and advanced AI accelerators. Accurate timing at these speeds is critical to maintaining performance and reliability in data center systems.

The PI6CG33A06 implements Diodes’ proprietary low-power, high-speed current-steering logic (LP-HCSL) technology with integrated termination. This reduces clock-related power consumption by at least 50% compared to traditional HCSL solutions and lowers the thermal footprint in high-density AI server racks. The high level of integration eliminates the need for up to 24 external resistors, reducing BOM cost, simplifying PCB layout, and freeing board space for cooling or additional compute and memory resources.

Each of the six outputs includes an individual output enable (OE) pin, allowing designers to manage power more effectively and control system operation with greater flexibility. The device supports Intel CK440Q-Lite specifications and is designed for use in existing server clock architectures. This enables designers to reuse proven system designs while improving timing performance and overall system margin.

“PCIe 7.0 specification is pushing system performance to new heights, particularly for AI and high-bandwidth data center applications,” said Al Yanes, PCI-SIG President and Chairperson. “PCIe clock generators, including Diodes’ PCIe 7.0 clock generator, help streamline system integration to support these advances.”

The PI6CG33A06 is available in a 40-pin, 5mm x 5mm VQFN (ZLF) package.

Check Also

Next‑generation 100/1000BASE‑T1 single pair ethernet PHYs integrate MACsec security, time sensitive networking and functional safety

As automotive and industrial designers adopt Single Pair Ethernet (SPE) and all‑Ethernet architectures to support …

Why easy-to-use enclosures are essential to speed up work for electrical installers

The ongoing labour shortage in the electrical installation sector is making time efficiency on site …

Digital anti-coating pH/ORP sensor for reliable, low-maintenance service

Emerson releases the new Rosemount 396A Anti-Coating pH Sensor for measuring pH and oxidation-reduction potential (ORP) in …